High-performance CMOS CCI in a 0.35 $\mu $m CMOS technology and a new all-pass filter application
نویسندگان
چکیده
منابع مشابه
A ±1.5V 4MHz Low-Pass Gm-C Filter in CMOS
|A fth-order, 4MHz elliptic low-pass Gm-C lter is described, which is tuned by singleintegrator based on-chip tuning circuit. MOS transistors in linear region are used for voltage-to-current conversion in OTA for low voltage operation. The experimental results of the prototype implemented in a 0:8 m CMOS process are given.
متن کاملA High Performance Low Power Filter 929 CMOS Channel
A new CMOS PCM channel fiiter is described, which includes transmit and receive filters on a single die. This chip displays an idle-channel noise of typically O dBrnCO, a POWeIsupply rejection ratio of 40-50 dB at 1 kHz, and a fully operational power dissipation of only 35 mW, making it very cost effective in telecommunication switching systems. The design of this chip, including architectural,...
متن کاملA New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer
Class-AB circuits, which are able to deal with currents several orders of magnitude larger than their quiescent current, are good candidates for low-power and high slew-rate analog design. This paper presents a novel topology of a class AB flipped voltage follower (FVF) that has better slew rate and the same power consumption as the conventional class-AB FVF buffer previously presented in liter...
متن کاملA CMOS Equiripple-Phase Low-Pass Filter for PRML Applications
Partial-Response Maximum-Likelihood (PRML) coding techniques overcome problems associated with intersymbol interference (ISI) on the premise that, once this interference is known, its effect can be removed. A core part of the analogue front-end of a PRML read channel, and the subject of this paper, is a continuous-time low-pass filter which carries out both pulse-shaping and noise-filtering. Th...
متن کاملA CMOS/SOI Continuous-Time Low-Pass gm-C Filter
This paper describes a preliminary comparative analysis between continuous-time gm-C filters based on a specific transcondutor but designed according to CMOS/bulk (conventional) and CMOS/SOI fabrication processes. A compensation technique to minimize the phase-error (lead-phase) of the basic integrator owing to the relatively high output-conductance of the adopted transconductor is examined. Su...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES
سال: 2013
ISSN: 1300-0632,1303-6203
DOI: 10.3906/elk-1110-68